FIR filter implementation by efficient sharing of horizontal and vertical common subexpressions
نویسندگان
چکیده
منابع مشابه
Constant Multiplier Architecture Based on Vertical-Horizontal Binary Common Sub- Expression Elimination for FIR Filter
This paper presents an efficient constant multiplier architecture based on vertical-horizontal binary common subexpression elimination (VHBCSE) algorithm for designing a reconfigurable finite impulse response (FIR) filter whose coefficients can rapidly change in real time. To design an efficient reconfigurable FIR filter, according to the proposed VHBCSE algorithm, 2-bit binary common sub-expre...
متن کاملComparative Analysis and Efficient VLSI Implementation of FIR Filter
In this paper, we present suitable design optimization for area-delay efficient implementation of finite impulse response (FIR) filter on Field Programmable Gate Array (FPGA). Architectural optimization done in MATLAB/Simulink environment, Hardware description language (HDL) netlist produced by System Generator enables emulation on FPGA and also serves as design entry for chip realization. The ...
متن کاملEfficient FIR Filter Architectures Suitable for FPGA Implementation
This paper describes efficient architectures for FIR filters. By exploiting the reduced complexity made possible by the use of two powers-of-two coefficients, these architectures allow the implementation of high sampling rate filters of significant length on a single field-programmable gate array (FPGA). The author can be contacted via e-mail at [email protected]. Portions of this work will ...
متن کاملAn efficient FIR filter architecture
Abstract – This paper describes an efficient architecture for FIR filters. By exploiting the reduced complexity made possible by the use of sparse powers-of-two coefficients, an FIR filter tap can be implemented with only 2B full adders and 2B (or 4B) latches, where B is the intermediate wordlength. Word and bit level parallelism allows high sampling rates, limited only by the full adder delay....
متن کاملLow-Complexity Design of FIR Filter Implementation
this paper presents a programmable digital finite impulse response (FIR) filter for low-power applications. A 10tap programmable FIR filter was implemented and fabricated in CMOS 0.25m technology based on the proposed architectural and circuit-level techniques. The chip‟s core contains approximately 130 K transistors and occupies 9.93 mm2 areas. The architecture is based on a computation sharin...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Electronics Letters
سال: 2003
ISSN: 0013-5194
DOI: 10.1049/el:20030150